Skip to content
View youssef-mansor's full-sized avatar

Highlights

  • Pro

Block or report youssef-mansor

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Neural_Network_SystemVerilog_RTL Neural_Network_SystemVerilog_RTL Public

    Implementing a Neural Network Using SystemVerilog

    Verilog 1 1

  2. Pipelined-RISC-V-Processor Pipelined-RISC-V-Processor Public

    This projects constructs a simple version of a processor sufficient to implement most of RISC-V32I instructions

    Verilog 1

  3. stm32-wakemath-system stm32-wakemath-system Public

    Embedded sleep-inactivity alarm using PIR motion sensing and STM32, requiring a math-problem challenge on an LCD/keypad to dismiss the buzzer.

    C

  4. logic-sim logic-sim Public

    A C++ event-driven digital logic simulator for educational and prototyping purposes. Simulates combinational and sequential circuits using time-ordered events, with a focus on clarity, correctness,…

    C++

  5. ahb-lite-systemverilog ahb-lite-systemverilog Public

    SystemVerilog implementation of an AMBA AHB-Lite bus, featuring a master, multiple slaves, and a comprehensive verification environment.

    SystemVerilog

  6. stm32l4xx-drivers stm32l4xx-drivers Public

    Bare-metal, register-level drivers for STM32L432KC (Cortex-M4). GPIO, SPI, I2C, and UART implemented from the reference manual without HAL/LL dependencies.

    C